mtfyun/sherpa-onnx
1
0 Fork 0
mirror of https://github.com/k2-fsa/sherpa-onnx.git synced 2026-11-10 21:11:03 +08:00
Code Issues Packages Projects Releases Wiki Activity

updating trt workspace int64 (#1094)

Browse Source 
Signed-off-by: Manix <manickavela1998@gmail.com>
This commit is contained in:
Manix authored and GitHub committed 2024-07-08 20:38:16 +08:00
1 parent 4fd0493037
commit 3e4307e2fb
3 files changed
+4 -4
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

sherpa-onnx/csrc/provider-config.cc
+1 -1
View File
@@ -60,7 +60,7 @@ void TensorrtConfig::Register(ParseOptions *po) {
bool TensorrtConfig::Validate() const {
if (trt_max_workspace_size < 0) {
SHERPA_ONNX_LOGE("trt_max_workspace_size: %d is not valid.",
SHERPA_ONNX_LOGE("trt_max_workspace_size: %lld is not valid.",
trt_max_workspace_size);
return false;
}
sherpa-onnx/csrc/provider-config.h
+2 -2
View File
@@ -27,7 +27,7 @@ struct CudaConfig {
};
struct TensorrtConfig {
int32_t trt_max_workspace_size = 2147483647;
int64_t trt_max_workspace_size = 2147483647;
int32_t trt_max_partition_iterations = 10;
int32_t trt_min_subgraph_size = 5;
bool trt_fp16_enable = true;
@@ -39,7 +39,7 @@ struct TensorrtConfig {
bool trt_dump_subgraphs = false;
TensorrtConfig() = default;
TensorrtConfig(int32_t trt_max_workspace_size,
TensorrtConfig(int64_t trt_max_workspace_size,
int32_t trt_max_partition_iterations,
int32_t trt_min_subgraph_size,
bool trt_fp16_enable,
sherpa-onnx/python/csrc/tensorrt-config.cc
+1 -1
View File
@@ -14,7 +14,7 @@ void PybindTensorrtConfig(py::module *m) {
using PyClass = TensorrtConfig;
py::class_<PyClass>(*m, "TensorrtConfig")
.def(py::init<>())
.def(py::init([](int32_t trt_max_workspace_size,
.def(py::init([](int64_t trt_max_workspace_size,
int32_t trt_max_partition_iterations,
int32_t trt_min_subgraph_size,
bool trt_fp16_enable,